

Data Sheet May 12, 2006 FN7335.5

#### 3-Channel DC/DC Converter

The EL7583 is a 3-channel DC/DC converter IC which is designed primarily for use in TFT-LCD applications. It features a PWM boost converter with 2.7V to 14V input capability and 5V to 17V output, which powers the column drivers and provides up to 470mA @ 12V, 370mA @ 15V from 5V supply. A pair of charge pump control circuits provide regulated outputs of  $\rm V_{ON}$  and  $\rm V_{OFF}$  supplies at 8V to 40V and -5V to -40V, respectively, each at up to 60mA.

The EL7583 features adjustable switching frequency, adjustable soft start, and a separate output  $V_{ON}$  enable control to allow selection of supply start-up sequence. An over-temperature feature is provided to allow the IC to be automatically protected from excessive power dissipation.

The EL7583 is available in a standard 20 Ld TSSOP package and the Pb-free 20 Ld HTSSOP package. Both are specified for operation over the full -40°C to +85°C temperature range.

## **Ordering Information**

PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG.#
EL7583IR	7583IR	-	20 Ld TSSOP	MDP0044
EL7583IR-T7	7583IR	7"	20 Ld TSSOP	MDP0044
EL7583IR-T13	7583IR	13"	20 Ld TSSOP	MDP0044
EL7583IREZ (See Note)	7583IREZ	-	20 Ld HTSSOP (Pb-free)	MDP0048
EL7583IREZ-T7 (See Note)	7583IREZ	7"	20 Ld HTSSOP (Pb-free)	MDP0048
EL7583IREZ-T13 (See Note)	7583IREZ	13"	20 Ld HTSSOP (Pb-free)	MDP0048

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


#### **Features**

- · TFT-LCD display supply
  - Boost regulator
  - V<sub>ON</sub> charge pump
  - VOFF charge pump
- 2.7V to 14V V<sub>IN</sub> supply
- 5V < V<sub>BOOST</sub> < 17V
- 5V < V<sub>ON</sub> < 40V
- -40V < V<sub>OFF</sub> < 0V
- V<sub>BOOST</sub> = 12V @ 470mA
- V<sub>BOOST</sub> = 15V @ 370mA
- · High frequency, small inductor DC/DC boost circuit
- Over 90% efficient DC/DC boost converter capability
- Adjustable frequency
- · Adjustable soft-start
- · Adjustable outputs
- · Small parts count
- Pb-free plus anneal available (RoHS compliant)

## **Applications**

- TFT-LCD panels
- PDAs

#### **Pinout**



REFER TO PCB LAYOUT GUIDELINE

## **Absolute Maximum Ratings** (T<sub>A</sub> = 25°C)

V <sub>IN</sub> Input Voltage14V	Storage Temperature65°C to +150°C
V <sub>DDB</sub> , V <sub>DDP</sub> , V <sub>DDN</sub>	Die Junction Temperature
LX Voltage	Power Dissipation See Curves
Maximum Continuous Output Current 0.5A	Operating Ambient Temperature

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

#### **Electrical Specifications** $V_{IN} = 3.3V$ , $V_{BOOST} = 12V$ , $R_{OSC} = 100k\Omega$ , $T_A = 25^{\circ}C$ Unless Otherwise Specified

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT		
DC/DC BOOST CONVERTER								
IQ1_B	Quiescent Current - Shut-down	ENBN = ENP = 0V		0.8	10	μΑ		
IQ2_B	Quiescent Current - Switching	ENBN = V <sub>DDB</sub>		4.8	8	mA		
V(FBB)	Feedback Voltage		1.275	1.300	1.325	V		
V <sub>REF</sub>	Reference Voltage		1.260	1.310	1.360	V		
V <sub>ROSC</sub>	Oscillator Set Voltage		1.260	1.325	1.390	V		
I(FBB)	Feedback Input Bias Current			0.1		μΑ		
$V_{\text{DDB}}$	Boost Converter Supply Range		2.7		17	V		
D <sub>MAX</sub>	Maximum Duty Cycle		85	92		%		
I(LX) <sub>MAX</sub>	Peak Internal FET Current			1.75		Α		
R <sub>DS-ON</sub>	Switch On Resistance	at V <sub>BOOST</sub> = 10V, I(LX) total = 350mA		0.22		Ω		
I <sub>LEAK-SWITCH</sub>	Switch Leakage Current	I(LX) total			1	μΑ		
V <sub>BOOST</sub>	Output Range	V <sub>BOOST</sub> > V <sub>IN</sub> + V <sub>DIODE</sub>	5		17	٧		
$\Delta V_{BOOST}/\Delta V_{IN}$	Line Regulation	2.7V < V <sub>IN</sub> < 13.2V, V <sub>BOOST</sub> = 15V		0.1		%		
$\Delta V_{BOOST}/\Delta I_{O1}$	Load Regulation	50mA < I <sub>O1</sub> < 250mA		0.5		%		
Fosc-Range	Frequency Range	$R_{OSC}$ range = 240kΩ to 60kΩ	200		1000	kHz		
Fosc1	Switching Frequency	$R_{OSC} = 100k\Omega$	620	680	750	kHz		

#### POSITIVE REGULATED CHARGE PUMP (VON)

Most positive  $V_{ON}$  output depends on the magnitude of the  $V_{DDP}$  input voltage (normally connected to  $V_{BOOST}$ ) and the external component configuration (doubler or tripler)

$V_{DDP}$	Supply Input for Positive Charge Pump	Usually connected to V <sub>BOOST</sub> output	5		17	V
IQ1(V <sub>DDP</sub> )	Quiescent Current - Shut-down	ENP = 0V		11.5	20	μA
IQ2(V <sub>DDP</sub> )	Quiescent Current - Switching	ENBN = ENP = V <sub>DDB</sub>		2.3	5	mA
V(FBP)	Feedback Reference Voltage		1.245	1.310	1.375	V
I(FBP)	Feedback Input Bias Current			0.1		μA
I(DRVP)	RMS DRVP Output Current	V <sub>DDP</sub> = 12V		60		mA
		V <sub>DDP</sub> = 6V	15			mA
ILR_V <sub>ON</sub>	Load Regulation	5mA < I <sub>L</sub> < 15mA	-0.5	0.03	0.5	%/mA
F <sub>PUMP</sub>	Charge Pump Frequency	Frequency set by R <sub>OSC</sub> - see boost section	0.5*F <sub>OSC</sub>			

FN7335.5 May 12, 2006

## EL7583

# $\textbf{Electrical Specifications} \qquad \text{$V_{IN}=3.3$V, $V_{BOOST}=12$V, $R_{OSC}=100$k$\Omega, $T_{A}=25$°C Unless Otherwise Specified \textbf{(Continued)}$}$

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
		ne V <sub>DDN</sub> input voltage (normally connected to \	/BOOST)	and the ex	cternal cor	nponent
V <sub>DDN</sub>	Supply Input for Negative Charge Pump	Usually connected to V <sub>BOOST</sub> output	5		17	V
IQ1(V <sub>DDN</sub> )	Quiescent Current - Shut-down	ENBN = 0V	1.2 10			μΑ
IQ2(V <sub>DDN</sub> )	Quiescent Current - Switching	ENBN = V <sub>DDB</sub>		2.3	5	mA
V(FBN)	Feedback Reference Voltage		-80	0	+80	mV
I(FBN)	Feedback Input Bias Current	Magnitude of input bias		0.1		μΑ
I(DRVN)	RMS DRVN Output Current	V <sub>DDN</sub> = 12V		60		mA
		V <sub>DDN</sub> = 6V	15			mA
ILR_V <sub>OFF</sub>	Load Regulation	-15mA < I <sub>L</sub> < -5mA	-0.5	0.03	0.5	%/mA
F <sub>PUMP</sub>	Charge Pump Frequency	Frequency set by R <sub>OSC</sub> - see boost section	0.5*F <sub>OSC</sub>			
ENABLE CONT	ROL LOGIC					
V <sub>HI-ENX</sub>	Enable Input High Threshold	x = "BN", "P"	1.6			V
V <sub>LO-ENX</sub>	Enable Input Low Threshold	x = "BN", "P"			0.8	V
IL(EN"X")	Logic Low Bias Current	X = "BN", "P" = 0V		0.1		μA
IL(ENBN)	Logic High Bias Current	ENBN = 5V		7.5	15	μΑ
IL(ENP)	Logic High Bias Current	ENP = 5V		3.3	7.5	μΑ
OVER-TEMPER	ATURE PROTECTION			1	1	
T <sub>OT</sub>	Over-temperature Threshold			130		°C
T <sub>HYS</sub>	Over-temperature Hysteresis			40		°C

## **Pin Descriptions** I = Input, O = Output, S = Supply

PIN NUMBER	PIN NAME	PIN TYPE	PIN FUNCTION	
1	VSSB	S	Ground for DC/DC boost and reference circuits; chip substrate	
2	SS	I	Soft-start input; the capacitor connected to this pin sets the current limited start time	
3	FBB	I	Voltage feedback input for boost circuit; determines boost output voltage, V <sub>BOOST</sub>	
4	VDDB	S	Positive supply input for DC/DC boost circuits	
5	LX	0	Boost regulator inductor drive connected to drain of internal NFET	
6	LX	0	Boost regulator inductor drive connected to drain of internal NFET	
7	LX	0	Boost regulator inductor drive connected to drain of internal NFET	
8	DRVN	0	Driver output for the external generation of negative charge pump voltage, V <sub>OFF</sub>	
9	VDDN	S	Positive supply for input for V <sub>OFF</sub> generator	
10	FBN	I	Voltage feedback input to determine negative charge pump output, V <sub>OFF</sub>	
11	VSSP	S	Negative supply pin for both the positive and negative charge pumps	
12	FBP	I	Voltage feedback to determine positive charge pump output, V <sub>ON</sub>	
13	VDDP	S	Positive supply input for V <sub>ON</sub> generator	
14	DRVP	0	Voltage driver output for the external generation of positive charge pump, V <sub>ON</sub>	
15	PGND	0	Power ground, connected to source of internal NFET	
16	PGND	0	Power ground, connected to source of internal NFET	
17	VREF	I	Voltage reference for charge pump circuits; decouple to ground	
18	ENBN	I	Enable pin for boost (V <sub>BOOST</sub> generation) and negative charge pump (V <sub>OFF</sub> generation active high	
19	ENP	I	Enable for DRVP (V <sub>ON</sub> generation); active high	
20	ROSC	I	Connected to an external resistor to ground; sets the switching frequency of the DC/DC boost	

## **Typical Performance Curves**




FIGURE 1. EFFICIENCY vs I<sub>OUT</sub>




FIGURE 3. EFFICIENCY vs I<sub>OUT</sub>




FIGURE 5.  $F_S$  vs  $V_{DDB}$ 




FIGURE 2. EFFICIENCY vs I<sub>OUT</sub>




FIGURE 4. EFFICIENCY vs I<sub>OUT</sub>




FIGURE 6. V<sub>REF</sub> vs TEMPERATURE

## Typical Performance Curves (Continued)




FIGURE 7. LOAD REGULATION vs I<sub>OUT</sub>




FIGURE 9. LOAD REGULATION vs I<sub>OUT</sub>




FIGURE 11.  $V_{ON}$  vs  $I_{ON}$ 




FIGURE 8. LOAD REGULATION vs I<sub>OUT</sub>




FIGURE 10. LOAD REGULATION vs  $I_{\mbox{OUT}}$ 




FIGURE 12. V<sub>OFF</sub> vs I<sub>OFF</sub>

intersil FN733.5.5 May 12, 2006

## Typical Performance Curves (Continued)




FIGURE 13.  $F_S$  vs  $R_{OSC}$ 




FIGURE 14. F<sub>S</sub> vs R<sub>OSC</sub>

#### 100K & 0.1 $\mu$ F DELAY NETWORK ON ENP, CSS=0.1 $\mu$ F




FIGURE 15. POWER-DOWN

## 100K & 0.1 $\mu F$ DELAY NETWORK ON ENP, $C_{SS}$ =0.1 $\mu F$




FIGURE 16. POWER-UP

## $V_{IN}$ =3.3V, $V_{OUT}$ =11.3V, $I_{OUT}$ =50mA




FIGURE 17. LX WAVEFORM - DISCONTINUOUS MODE

#### $V_{IN}$ =3.3V, $V_{OUT}$ =11.3V, $I_{OUT}$ =250mA




FIGURE 18. LX WAVEFORM - CONTINUOUS MODE

## Typical Performance Curves (Continued)




FIGURE 19. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE





FIGURE 20. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE

## Functional Block Diagram



intersil

## Applications Information

The EL7583 is high efficiency multiple output power solution designed specifically for thin-film transistor (TFT) liquid crystal display (LCD) applications. The device contains one high current boost converter and two low power charge pumps ( $V_{ON}$  and  $V_{OFF}$ ).

The boost converter contains an integrated N-channel MOSFET to minimize the number of external components. The converter output voltage can be set from 5V to 18V with external resistors. The  $V_{ON}$  and  $V_{OFF}$  charge pumps are independently regulated to positive and negative voltages using external resistors. Output voltages as high as 40V can be achieved with additional capacitors and diodes.

#### **Boost Converter**

The boost converter operates in constant frequency pulse-width-modulation (PWM) mode. Quiescent current for the EL7583 is only 5mA when enabled, and since only the low side MOSFET is used, switch drive current is minimized. 90% efficiency is achieved in most common application operating conditions.

A functional block diagram with typical circuit configuration is shown on previous page. Regulation is performed by the PWM comparator which regulates the output voltage by comparing a divided output voltage with an internal reference voltage. The PWM comparator outputs its result to the PWM logic. The PWM logic switches the MOSFET on and off through the gate drive circuit. Its switching frequency is external adjustable with a resistor from timing control pin (ROSC) to ground. The boost converter has 200kHz to 1.2MHz operating frequency range.

#### Start-Up

After V<sub>DDB</sub> reaches a threshold of about 2V, the power MOSFET is controlled by the start-up oscillator, which generates fixed duty-ratio of 0.5 - 0.7 at a frequency of several hundred kilohertz. This will boost the output voltage, providing the initial output current load is not too great (<250mA).

When V<sub>DDB</sub> reaches about 3.7V, the PWM comparator takes over the control. The duty ratio will be decided by the multiple-input direct summing comparator, Max\_Duty signal (about 90% duty-ratio), and the Current Limit Comparator, whichever is the smallest.

The soft-start is provided by the current limit comparator. As the internal  $12\mu A$  current source charges the external soft-start capacitor, the peak MOSFET current is limited by the voltage on the capacitor. This in turn controls the rising rate of output voltage.

The regulator goes through the start-up sequence as well after the ENBN signal is pulled to HI.

#### Steady-State Operation

When the output reaches the preset voltage, the regulator operates at steady state. Depending on the input/output condition and component, the inductor operates at either continuous-conduction mode or discontinuous-conduction mode.

In the continuous-conduction mode, the inductor current is a triangular waveform and LX voltage a pulse waveform. In the discontinuous-conduction mode, the inductor current is completely 'dried-out' before the MOSFET is turned on again. The input voltage source, the inductor, and the MOSFET and output diode parasitic capacitors forms a resonant circuit. Oscillation will occur in this period. This oscillation is normal and will not affect the regulation.

At very low load, the MOSFET will skip pulse sometimes. This is normal.

#### **Current Limit**

The MOSFET current limit is nominal  $I_{LMT} = 1.75$ . This restricts the maximum output current  $I_{OMAX}$  based on the following formula:

$$I_{OMAX} = \left(I_{LMT} - \frac{\Delta L}{2}\right) \times \frac{V_{IN}}{V_{O}}$$

where:

 \( \Delta \L \) is the inductor peak-to-peak current ripple and is decided by:

$$\Delta I_L = \frac{V_{IN}}{L} \times \frac{D}{F_S}$$

• D is the MOSFET turn-on radio and is decided by:

$$D \,=\, \frac{V_O - V_{IN}}{V_O}$$

• F<sub>S</sub> is the switching frequency.

intersil FN7335.5

The following table gives typical values: (Margins are considered 10%, 3%, 20%, 10%, and 15% on  $V_{IN},\,V_O,\,L,\,F_S,$  and  $I_{LMT},$  respectively)

TABLE 1. MAXIMUM CONTINUOUS OUTPUT CURRENT

V <sub>IN</sub> (V)	V <sub>O</sub> (V)	L (µH)	F <sub>S</sub> (kHz)	I <sub>OMAX</sub> (mA)
3.3	9	10	1000	430
3.3	12	10	1000	320
3.3	15	10	1000	250
5	9	10	1000	650
5	12	10	1000	470
5	15	10	1000	370
12	18	10	1000	830

## **Component Considerations**

#### Input Capacitor

It is recommended that  $C_{IN}$  is larger than  $10\mu F.$  Theoretically, the input capacitor has ripple current of  $\Delta I_L.$  Due to high-frequency noise in the circuit, the input current ripple may exceed the theoretical value. Larger capacitor will reduce the ripple further.

#### **Boost Inductor**

The inductor has peak and average current decided by:

$$I_{LPK} = I_{LAVG} + \frac{\Delta I_{L}}{2}$$

$$I_{LAVG} = \frac{I_O}{1 - D}$$

The inductor should be chosen to be able to handle this current. Furthermore, due to the fixed internal compensation, it is recommended that maximum inductance of 10µH and 15µH to be used in the 5V and 12V or higher output voltage, respectively.

The output diode has average current of  $I_O$ , and peak current the same as the inductor's peak current. Schottky diode is recommended and it should be able to handle those currents.

#### Feedback Resistor Network

An external resistor divider is required to divide the output voltage down to the nominal reference voltage. Current drawn by the resistor network should be limited to maintain the overall converter efficiency. The maximum value of the resistor network is limited by the feedback input bias current and the potential for noise being coupled into the feedback pin. A resistor network in the order of  $200k\Omega$  is recommended. The boost converter output voltage is determined by the following relationship:

$$V_{BOOST} = \frac{R_1 + R_2}{R_1} \times V_{FBB}$$

where  $V_{\mbox{FBB}}$  is 1.300V.

A 1nF compensation capacitor across the feedback resistor to ground is recommended to keep the converter in stable operation at low output current and high frequency conditions.

#### Schottky Diode

Speed, forward voltage drop, and reverse current are the three most critical specifications for selecting the Schottky diode. The entire output current flows through the diode, so the diode average current is the same as the average load current and the peak current is the same as the inductor peak current. When selecting the diode, one must consider the forward voltage drop at the peak diode current. On the Elantec demo board, MBRM120 is selected. Its forward voltage drop is 450mV at 1A forward current.

#### **Output Capacitor**

The EL7583 is specially compensated to be stable with capacitors which have a worst-case minimum value of  $10\mu F$  at the particular  $V_{OUT}$  being set. Output ripple voltage requirements also determine the minimum value and the type of capacitors. Output ripple voltage consists of two components - the voltage drop caused by the switching current though the ESR of the output capacitor and the charging and discharging of the output capacitor:

$$V_{RIPPLE} = I_{LPK} \times ESR + \frac{V_{OUT} - V_{IN}}{V_{OUT}} \times \frac{I_{OUT}}{C_{OUT} \times FS}$$

For low ESR ceramic capacitors, the output ripple is dominated by the charging/discharging of the output capacitor.

In addition to the voltage rating, the output capacitor should also be able to handle the RMS current is given by:


$$I_{CORMS} = \sqrt{(1 - D) \times \left(D + \frac{\Delta I_L^2}{I_{LAVG}^2} \times \frac{1}{12}\right)} \times I_{LAVG}$$

# Positive and Negative Charge Pump ( $V_{ON}$ and $V_{OFF}$ )

The EL7583 contains two independent charge pumps (see charge pump block and connection diagram.) The negative charge pump inverts the  $V_{DDN}$  supply voltage and provides a regulated negative output voltage. The positive charge pump doubles the  $V_{DDP}$  supply voltage and provides a regulated positive output voltage. The regulation of both the negative and positive charge pumps is generated by the internal comparator that senses the output voltage and compares it with and internal reference. The switching frequency of the charge pump is set to  $1\!\!/_{\!2}$  the boost converter switching frequency.

The pumps use pulse width modulation to adjust the pump period, depending on the load present. The pumps are short-circuit protected to 180mA at 12V supply and can provide 15mA to 60mA for 6V to 12V supply.

## Single Stage Charge Pump



#### Positive Charge Pump Design Considerations

A single stage charge pump is shown above. The maximum V<sub>ON</sub> output voltage is determined by the following equation:

$$V_{ON}(max) \leq 2 \times V_{DDCPP} - I_{OUT} \times 2 \times (R_{ONN} + R_{ONP}) - 2 \times V_{DIODE} - I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} - I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT1}} \times$$


#### where:

-  $R_{\mbox{\scriptsize ONN}}$  and  $R_{\mbox{\scriptsize ONP}}$  resistance values depend on the  $V_{\mbox{\scriptsize DDP}}$ voltage levels. For 12V supply,  $R_{\mbox{ON}}$  is typically 33 $\Omega$ . For 6V supply,  $R_{ON}$  is typically 45Ω.

If additional stage is required, the LX switching signal is recommended to drive the additional charge pump diodes. The drive impedance at the LX switching is typically  $220m\Omega$ . The figure below illustrates an implementation for two-stage positive charge pump circuit.

> int<u>ersil</u> FN7335.5 May 12, 2006

## Two-Stage Positive Charge Pump Circuit



The maximum V<sub>ON</sub> output voltage for N+1 stage charge pump is:

$$\begin{aligned} &V_{ON}(max) \leq 2 \times V_{DDP} - I_{OUT} \times 2 \times (R_{ONN} + R_{ONP}) - 2 \times V_{DIODE} - I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} - I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT1}} \\ &\frac{1}{0.5 \times F_S \times C_{OUT1}} + N \times V_{LX}(max) - N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT1}}\right) \\ &\frac{1}{0.5 \times F_S \times C_{OUT1}} + N \times V_{LX}(max) - N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT1}}\right) \end{aligned}$$

 $R_{11}$  and  $R_{12}$  set the  $V_{\mbox{\scriptsize ON}}$  output voltage:

$$V_{ON} \, = \, V_{FBP} \! \times \! \frac{R_{11} + R_{12}}{R_{11}}$$

where V<sub>FBP</sub> is 1.310V.

#### Negative Charge Pump Design Considerations


The criteria for the negative charge pump is similar to the positive charge pump. For a single stage charge pump, the maximum  $V_{\mbox{OFF}}$  output voltage is:

$$V_{OFF}(max) \geq I_{OUT} \times 2 \times (R_{ONN} + R_{ONP}) + 2 \times V_{DIODE} - I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPN}} - I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT2}} - V_{DDN} \times \frac{1}{0.5 \times F_S \times C_{OUT2}} = 0$$

Similar to positive charge pump, if additional stage is required, the LX switching signal is recommended to drive the additional charge pump diodes. The figure on the next page shows a two stage negative charge pump circuit.

intersil FN7335.5 May 12, 2006

## Two-Stage Negative Charge Pump Circuit



The maximum V<sub>OFF</sub> output voltage for N+1 stage charge pump is:

$$\begin{aligned} &V_{OFF}(max) \geq I_{OUT} \times 2 \times (R_{ONN} + R_{ONP}) + 2 \times V_{DIODE} - I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPN}} - I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT2}} - V_{DDN} - N \times V_{LX}(max) + N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPN}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT2}}\right) - V_{DDN} - N \times V_{LX}(max) + N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPN}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT2}}\right) - V_{DDN} - N \times V_{LX}(max) + N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPN}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT2}}\right) - V_{DDN} - N \times V_{LX}(max) + N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPN}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT2}}\right) - V_{DDN} - N \times V_{LX}(max) + N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPN}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT2}}\right) - V_{DDN} - N \times V_{LX}(max) + N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPN}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT2}}\right) - V_{DDN} - N \times V_{LX}(max) + N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPN}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT2}}\right) - V_{DDN} - V_{DDN}(max) + V_{DN}(max) + V_{DN}(max) + V_{DN}(max) + V_{DN}(max)$$

R<sub>21</sub> and R<sub>22</sub> determine V<sub>OFF</sub> output voltage:

$$V_{OFF} = -V_{REF} \times \frac{R_{21}}{R_{22}}$$

where  $V_{RFF}$  is 1.310V.

#### **Over-Temperature Protection**

An internal temperature sensor continuously monitors the die temperature. In the event that die temperature exceeds the thermal trip point, the device will shut down and disable itself. The upper and lower trip points are typically set to 130°C and 90°C respectively.

#### PCB Layout Guidelines

Careful layout is critical in the successful operation of the application. The following layout guidelines are recommended to achieve optimum performance.


- V<sub>REF</sub> and V<sub>DDB</sub> bypass capacitors should be placed next to the pins.
- Place the boost converter diode and inductor close to the LX pins.
- Place the boost converter output capacitor close to the PGND pins.
- Locate feedback dividers close to their respected feedback pins to avoid switching noise coupling into the high impedance node.
- Switching output PCB traces should not cross, or be laid out adjacent to, feedback traces without using a grounded

- shielding trace or layer. This is to prevent undesirable switching interactions coupling into the feedback inputs.
- Place the charge pump feedback resistor network after the diode and output capacitor node to avoid switching noise.
- All low-side feedback resistors should be connected directly to V<sub>SSB</sub>. V<sub>SSB</sub> should be connected to the power ground close at one point only.

A demo board is available to illustrate the proper layout implementation.

intersil FN7335.5 May 12, 2006


## **Typical Application Circuit**



<sup>\*</sup> MBRM120LT3


<sup>\*\*</sup> BAT54S

## TSSOP Package Outline Drawing



int<u>ersil</u>

## HTSSOP Package Outline Drawing



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at http://www.intersil.com/design/packages/index.asp

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil

FN7335.5

May 12, 2006