# 1-Bit 100 Mb/s Configurable **Dual-Supply Level** Translator

The NLSX5011 is a 1-bit configurable dual-supply autosensing bidirectional level translator that does not require a direction control pin. The I/O V<sub>CC</sub>- and I/O V<sub>L</sub>-ports are designed to track two different power supply rails,  $V_{CC}$  and  $V_L$  respectively. Both the  $V_{CC}$ and the  $V_L$  supply rails are configurable from 0.9 V to 4.5 V. This allows a logic signal on the V<sub>L</sub> side to be translated to either a higher or a lower logic signal voltage on the V<sub>CC</sub> side, and vice-versa.

The NLSX5011 offers the feature that the values of the  $V_{CC}$  and  $V_{L}$ supplies are independent. Design flexibility is maximized because  $V_{\rm L}$  can be set to a value either greater than or less than the  $V_{\rm CC}$ supply. In contrast, the majority of competitive auto sense translators have a restriction that the value of the V<sub>L</sub> supply must be equal to less than  $(V_{CC} - 0.4)$  V.

The NLSX5011 has high output current capability, which allows the translator to drive high capacitive loads such as most high frequency EMI filters. Another feature of the NLSX5011 is that each I/O V<sub>Ln</sub> and I/O V<sub>CCn</sub> channel can function as either an input or an output.

An Output Enable (EN) input is available to reduce the power consumption. The EN pin can be used to disable both I/O ports by putting them in 3-state which significantly reduces the supply current from both  $V_{CC}$  and  $V_L$ . The EN signal is referenced to the  $V_L$  supply.

## Features

- Wide V<sub>CC</sub>, V<sub>L</sub> Operating Range: 0.9 V to 4.5 V
- V<sub>L</sub> and V<sub>CC</sub> are independent  $-V_L$  may be greater than, equal to, or less than  $V_{CC}$
- High 100 pF Capacitive Drive Capability
- High-Speed with 140 Mb/s Guaranteed Date Rate for  $V_{CC}$ ,  $V_L > 1.8 V$
- Low Bit-to-Bit Skew
- Overvoltage Tolerant Enable and I/O Pins
- Non-preferential Power-Up Sequencing
- Power-Off Protection
- Small packaging: ULLGA6 & UDFN6 Packages
- These are Pb-Free Devices

## **Typical Applications**

• Mobile Phones, PDAs, Other Portable Devices

## Important Information


- ESD Protection for All Pins:
  - ♦ HBM (Human Body Model) > 8000 V



ЫM



UDFN6, 1.2 x 1.0 MU SUFFIX ъΜ CASE 517AA



CASE 613AE

- P, E = Specific Device Code = Date Code М
- = Pb-Free Package

## **ORDERING INFORMATION**

See detailed ordering and shipping information in the ordering information section on page 2 of this data sheet.

© Semiconductor Components Industries, LLC, 2012 July, 2012 - Rev. 4




Figure 1. Typical Application Circuit




Figure 3. Application Example for V<sub>L</sub> < V<sub>CC</sub>




Figure 2. Simplified Functional Diagram (1 I/O Line)




Figure 4. Application Example for  $V_L > V_{CC}$ 

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NLSX5011AMUTCG	UDFN6, 1.45x1.0, 0.5P (Pb-Free)	
NLSX5011MUTCG	UDFN6, 1.2x1.0, 0.4P (Pb-Free)	2220 (Test & Dest
NLSX5011AMX1TCG	ULLGA6, 1.45x1.0, 0.5P (Pb-Free)	3000 / Tape & Reel
NLSX5011BMX1TCG	ULLGA6, 1.2x1.0, 0.4P (Pb-Free)	





Figure 5. Logic Diagram

## **PIN ASSIGNMENT**

Pins	Description
V <sub>CC</sub>	V <sub>CC</sub> Input Voltage
VL	V <sub>L</sub> Input Voltage
GND	Ground
EN	Output Enable
I/O V <sub>CC</sub> n	I/O Port, Referenced to $V_{CC}$
I/O V <sub>L</sub> n	I/O Port, Referenced to $V_L$



### Figure 6. Pin Assignments

### FUNCTION TABLE

EN	Operating Mode
L	Hi–Z
Н	I/O Buses Connected

## MAXIMUM RATINGS

Symbol	Parameter	Value	Condition	Unit
V <sub>CC</sub>	High-side DC Supply Voltage	-0.5 to +5.5		V
VL	Low-side DC Supply Voltage	-0.5 to +5.5		V
I/O V <sub>CC</sub>	V <sub>CC</sub> -Referenced DC Input/Output Voltage	-0.5 to +5.5		V
I/O V <sub>L</sub>	V <sub>L</sub> -Referenced DC Input/Output Voltage	-0.5 to +5.5		V
VI	Enable Control Pin DC Input Voltage	-0.5 to +5.5		V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
I <sub>CC</sub>	DC Supply Current Through V <sub>CC</sub>	±100		mA
۱L	DC Supply Current Through VL	±100		mA
I <sub>GND</sub>	DC Ground Current Through Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit	
V <sub>CC</sub>	High-side Positive DC Supply Voltage		0.9	4.5	V
VL	Low-side Positive DC Supply Voltage		0.9	4.5	V
VI	Enable Control Pin Voltage		GND	4.5	V
V <sub>IO</sub>	Bus Input/Output Voltage	I/O V <sub>CC</sub> I/O V <sub>L</sub>	GND GND	4.5 4.5	V
T <sub>A</sub>	Operating Temperature Range		-55	+125	°C
Δt/ΔV	Input Transition Rise or Rate V <sub>I</sub> , V <sub>IO</sub> from 30% to 70% of V <sub>CC</sub> ; V <sub>CC</sub> = 3.3 V $\pm~$ 0.3 V		0	10	ns

## **DC ELECTRICAL CHARACTERISTICS**

		Test Conditions (Note 1)	V <sub>CC</sub> (V) (Note 2)		–40°C to +85°C			–55°C to +125°C		
Symbol	Parameter			V <sub>L</sub> (V) (Note 3)	Min	Typ (Note 4)	Max	Min	Max	Unit
V <sub>IHC</sub>	I/O V <sub>CC</sub> Input HIGH Voltage		0.9-4.5	0.9-4.5	2/3 * V <sub>CC</sub>	-	-	2/3 * V <sub>CC</sub>	-	V
V <sub>ILC</sub>	I/O V <sub>CC</sub> Input LOW Voltage		0.9-4.5	0.9-4.5	-	-	1/3 * V <sub>CC</sub>	-	1/3 * V <sub>CC</sub>	V
V <sub>IHL</sub>	I/O V <sub>L</sub> Input HIGH Voltage		0.9-4.5	0.9-4.5	2/3 * VL	_	-	2/3 * V <sub>L</sub>	-	V
V <sub>ILL</sub>	I/O V <sub>L</sub> Input LOW Voltage		0.9-4.5	0.9-4.5	-	-	1/3 * VL	-	1/3 * V <sub>L</sub>	V
V <sub>IH</sub>	Control Pin Input HIGH Voltage	T <sub>A</sub> = +25°C	0.9-4.5	0.9-4.5	2/3 * V <sub>L</sub>	_	-	2/3 * V <sub>L</sub>	-	V
V <sub>IL</sub>	Control Pin Input LOW Voltage	T <sub>A</sub> = +25°C	0.9-4.5	0.9-4.5	-	_	1/3 * VL	-	1/3 * V <sub>L</sub>	V
V <sub>OHC</sub>	I/O V <sub>CC</sub> Output HIGH Voltage	I/O V <sub>CC</sub> source current = 20 μA	0.9-4.5	0.9-4.5	0.9 * V <sub>CC</sub>	-	_	0.9 * V <sub>CC</sub>	-	V
V <sub>OLC</sub>	I/O V <sub>CC</sub> Output LOW Voltage	I/O V <sub>CC</sub> sink current = 20 μA	0.9-4.5	0.9-4.5	-	-	0.2	-	0.2	V
V <sub>OHL</sub>	I/O V <sub>L</sub> Output HIGH Voltage	I/O V <sub>L</sub> source current = 20 μA	0.9-4.5	0.9-4.5	0.9 * V <sub>L</sub>	-	_	0.9 * V <sub>L</sub>	-	V
V <sub>OLL</sub>	I/O V <sub>L</sub> Output LOW Voltage	$I/O V_L sink current$ = 20 $\mu A$	0.9-4.5	0.9-4.5	-	_	0.2	-	0.2	V
I <sub>QVCC</sub>	V <sub>CC</sub> Supply Current	$ \begin{array}{l} EN=V_{L},I_{O}=0\;A,\\ (I/O\;V_{CC}=0\;V\;or\\ V_{CC},I/O\;V_{L}=float)\\ or \end{array} $	0.9 – 4.5	0.9 – 4.5	-	-	1	-	2.5	μA
I <sub>QVL</sub>	V <sub>L</sub> Supply Current	(I/O V <sub>CC</sub> = float, I/O V <sub>L</sub> = 0 V or V <sub>L</sub> )	0.9-4.5	0.9-4.5	-	-	1	-	2.5	μA
I <sub>TS-VCC</sub>	V <sub>CC</sub> Tristate Output Mode Supply Current	$T_{A} = +25^{\circ}C,$ EN = 0 V (I/O V <sub>CC</sub> = 0 V or	0.9 – 4.5	0.9 – 4.5	_	-	0.5	-	1.5	μΑ
I <sub>TS-VL</sub>	V <sub>L</sub> Tristate Output Mode Supply Current	V <sub>CC</sub> , I/O V <sub>L</sub> = float) or (I/O V <sub>CC</sub> = float, I/O V <sub>L</sub> = 0 V or V <sub>L</sub> )	0.9-4.5	0.9-4.5	_	-	0.5	-	1.5	μΑ
I <sub>OZ</sub>	I/O Tristate Output Mode Leakage Current	$T_A = +25^{\circ}C,$ EN = 0V	0.9-4.5	0.9-4.5	-	-	±1	-	±1.5	μΑ
l <sub>l</sub>	Control Pin Input Current	T <sub>A</sub> = +25°C	0.9 – 4.5	0.9 - 4.5	-	-	±1	-	±1	μA
I <sub>OFF</sub>	Power Off Leakage Current	$I/O V_{CC} = 0$ to 4.5V,	0	0	-	-	1	-	1.5	μA
		I/O V <sub>L</sub> = 0 to 4.5 V	0.9-4.5	0	-	-	1	-	1.5	
			0	0.9 - 4.5	-	-	1	-	1.5	

Normal test conditions are V<sub>I</sub> = 0 V, C<sub>IOVCC</sub> ≤ 15 pF and C<sub>IOVL</sub> ≤ 15 pF, unless otherwise specified.
 V<sub>CC</sub> is the supply voltage associated with the I/O V<sub>CC</sub> port, and V<sub>CC</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.
 V<sub>L</sub> is the supply voltage associated with the I/O V<sub>L</sub> port, and V<sub>L</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.
 Typical values are for V<sub>CC</sub> = +2.8 V, V<sub>L</sub> = +1.8 V and T<sub>A</sub> = +25°C. All units are production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.

## **TIMING CHARACTERISTICS**

	Test Conditions (Note 5)	V <sub>CC</sub> (V) (Note 6)	<b>V<sub>L</sub> (V)</b> (Note 7)	-5			
Parameter				Min	Typ (Note 8)	Max	Unit
I/O V <sub>CC</sub> Rise Time	C <sub>IOVCC</sub> = 15 pF	0.9-4.5	0.9-4.5	-	-	8.5	nS
		1.8 – 4.5	1.8 – 4.5	-	-	3.5	
I/O V <sub>CC</sub> Fall Time	C <sub>IOVCC</sub> = 15 pF	0.9 - 4.5	0.9 - 4.5	-	-	8.5	nS
		1.8 – 4.5	1.8 – 4.5	-	-	3.5	
I/O V <sub>L</sub> Rise Time	C <sub>IOVL</sub> = 15 pF	0.9 - 4.5	0.9 – 4.5	-	-	8.5	nS
		1.8 – 4.5	1.8 – 4.5	-	-	3.5	
I/O V <sub>L</sub> Fall Time	C <sub>IOVL</sub> = 15 pF	0.9 - 4.5	0.9 – 4.5	-	-	8.5	nS
		1.8 – 4.5	1.8 – 4.5	-	-	3.5	
I/O V <sub>CC</sub> One-Shot Output Impedance	(Note 9)	0.9 1.8 4.5	0.9-4.5		37 20 6.0		Ω
I/O V <sub>L</sub> One–Shot Out- put Impedance	(Note 9)	0.9 1.8 4.5	0.9 – 4.5		37 20 6.0	- - -	Ω
Propagation Delay	C <sub>IOVCC</sub> = 15 pF	0.9 - 4.5	0.9-4.5	-	-	35	nS
(Driving I/O V <sub>CC</sub> )		1.8 – 4.5	1.8-4.5	-	_	10	
	C <sub>IOVCC</sub> = 30 pF	0.9 - 4.5	0.9-4.5	-	_	35	
		1.8 – 4.5	1.8-4.5	-	_	10	1
	C <sub>IOVCC</sub> = 50 pF	1.0 - 4.5	1.0-4.5	-	_	37	
		1.8 – 4.5	1.8-4.5	-	_	11	
	C <sub>IOVCC</sub> = 100 pF	1.2 – 4.5	1.2 - 4.5	-	-	40	
		1.8 – 4.5	1.8 – 4.5	-	-	13	
Propagation Delay	C <sub>IOVL</sub> = 15 pF	0.9-4.5	0.9-4.5	-	-	35	nS
(Driving I/O V <sub>L</sub> )		1.8 – 4.5	1.8 – 4.5	-	-	10	
	C <sub>IOVL</sub> = 30 pF	0.9 - 4.5	0.9-4.5	-	-	35	
		1.8 – 4.5	1.8 – 4.5	-	_	10	
	C <sub>IOVL</sub> = 50 pF	1.0 – 4.5	1.0-4.5	-	_	37	
		1.8 – 4.5	1.8 – 4.5	-	_	11	
	C <sub>IOVL</sub> = 100 pF	1.2 – 4.5	1.2-4.5	-	_	40	
		1.8 – 4.5	1.8 – 4.5	-	_	13	
Channel-to-Channel Skew	C <sub>IOVCC</sub> = 15 pF, C <sub>IOVL</sub> = 15 pF (Note 9)	0.9-4.5	0.9-4.5	-	-	0.15	nS
Input Driver Maximum Peak Current	$EN = V_L;$ $I/O_V_{CC} = 1 \text{ MHz Square Wave,}$ $Amplitude = V_{CC}, \text{ or}$ $I/O_V_L = 1 \text{ MHz Square Wave,}$ $Amplitude = V_L (Note 9)$	0.9 – 4.5	0.9 - 4.5	-	-	5.0	mA
	I/O V <sub>CC</sub> Rise Time         I/O V <sub>CC</sub> Fall Time         I/O V <sub>L</sub> Rise Time         I/O V <sub>L</sub> Rise Time         I/O V <sub>L</sub> Fall Time         I/O V <sub>CC</sub> One–Shot Output Impedance         I/O V <sub>L</sub> One–Shot Output Impedance         Propagation Delay (Driving I/O V <sub>CC</sub> )         Propagation Delay (Driving I/O V <sub>L</sub> )         Channel–to–Channel Skew         Input Driver Maximum	Parameter(Note 5)I/O V <sub>CC</sub> Rise Time $C_{IOVCC} = 15 \text{ pF}$ I/O V <sub>CC</sub> Fall Time $C_{IOVL} = 15 \text{ pF}$ I/O V <sub>L</sub> Rise Time $C_{IOVL} = 15 \text{ pF}$ I/O V <sub>L</sub> Fall Time $C_{IOVL} = 15 \text{ pF}$ I/O V <sub>L</sub> Cone-Shot Output Impedance(Note 9)I/O V <sub>L</sub> One-Shot Out- put Impedance(Note 9)I/O V <sub>L</sub> One-Shot Out- put Impedance $C_{IOVCC} = 15 \text{ pF}$ I/O V <sub>L</sub> One-Shot Out- put Impedance $C_{IOVCC} = 30 \text{ pF}$ I/O V <sub>CC</sub> ) $C_{IOVCC} = 50 \text{ pF}$ Propagation Delay (Driving I/O V <sub>L</sub> ) $C_{IOVL} = 100 \text{ pF}$ Propagation Delay (Driving I/O V <sub>L</sub> ) $C_{IOVL} = 30 \text{ pF}$ ClovL = 50 pF $C_{IOVL} = 50 \text{ pF}$ ClovL = 100 pF $C_{IOVL} = 50 \text{ pF}$ ClovL = 100 pF $C_{IOVL} = 100 \text{ pF}$ Channel-to-Channel Skew $C_{IOVCC} = 15 \text{ pF}, C_{IOVL} = 15 \text{ pF}$ Input Driver Maximum Peak Current $C_{IOVCC} = 15 \text{ pF}, C_{IOVL} = 15 \text{ pF}$ Input Driver Maximum Peak Current $C_{IOVCC} = 100 \text{ pF}$	$\begin{array}{ c c c c c } \hline Parameter & (Note 5) & (Note 6) \\ \hline POV_{CC} Rise Time & C_{IOVCC} = 15  pF & 0.9 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 1.9 V_{CC} Fall Time & C_{IOVC} = 15  pF & 0.9 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 1.9 V_{L} Rise Time & C_{IOVL} = 15  pF & 0.9 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 1.9 V_{L} Rise Time & C_{IOVL} = 15  pF & 0.9 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 1.9 V_{L} Fall Time & C_{IOVL} = 15  pF & 0.9 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 1.9 V_{L} Fall Time & C_{IOVL} = 15  pF & 0.9 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 1.9 V_{CC} One-Shot \\ Output Impedance & (Note 9) & 0.9 \\ 1.8 & 4.5 \\ \hline 1.9 V_{L} One-Shot Out- \\ put Impedance & (Note 9) & 0.9 \\ 1.8 & 4.5 \\ \hline 1.9 V_{L} One-Shot Out- \\ put Impedance & C_{IOVCC} = 15  pF & 0.9 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline C_{IOVCC} = 30  pF & 1.0 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline C_{IOVCC} = 100  pF & 1.2 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 0.9 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 0.9 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 0.9 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 0.9 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 0.9 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 0.9 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 0.9 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 0.9 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 0.9 - 4.5 \\ \hline 1.8 - 4.5 \\ \hline 0.9 - 4.5 \\ \hline 1.8 - 4.$	$\begin{array}{ c c c c c c } \hline Parameter & (Note 5) & (Note 6) & (Note 7) \\ \hline (V V_{CC} Rise Time & C_{IOVCC} = 15  pF & 0.9 - 4.5 & 0.8 - 4.5 \\ \hline 1.8 - 4.5 & 1.8 - 4.5 & 1.8 - 4.5 \\ \hline (V V_{CC} Fall Time & C_{IOVL} = 15  pF & 0.9 - 4.5 & 0.8 - 4.5 \\ \hline 1.8 - 4.5 & 1.8 - 4.5 & 1.8 - 4.5 \\ \hline (V V_{L} Rise Time & C_{IOVL} = 15  pF & 0.9 - 4.5 & 0.9 - 4.5 \\ \hline (V V_{L} Fall Time & C_{IOVL} = 15  pF & 0.9 - 4.5 & 0.9 - 4.5 \\ \hline (V V_{CC} One-Shot & 0.9 - 4.5 & 0.9 - 4.5 & 1.8 - 4.5 \\ \hline (V V_{CC} One-Shot & (Note 9) & 0.9 & 0.9 & 0.9 - 4.5 & 1.8 - 4.5 \\ \hline (V O V_{CC} One-Shot & (Note 9) & 0.9 & 0.9 - 4.5 & 0.9 - 4.5 \\ \hline (V O V_{CC} One-Shot Output Impedance & (Note 9) & 0.9 & 0.9 - 4.5 & 0.9 - 4.5 \\ \hline (V O V_{CC} One-Shot Output Impedance & C_{IOVCC} = 15  pF & 0.9 - 4.5 & 0.9 - 4.5 & 0.9 - 4.5 \\ \hline (V O V_{C} One-Shot Output Impedance & C_{IOVCC} = 30  pF & 0.9 - 4.5 & 0.9 - 4.5 & 0.9 - 4.5 \\ \hline (Driving I/O V_{CC}) & \hline & C_{IOVCC} = 50  pF & 1.0 - 4.5 & 1.8 - 4.5 & 0.9 - 4.5$	$ \begin{array}{ c c c c c c } \hline \mbox{Parameter} & \begin{tabular}{ c c c c c c c } \hline \mbox{Test Conditions} & V_{CC}(V) & V_{L}(V) & Min \\ \hline \end{tabular} \\ \hline t$	$ \begin{array}{ c c c c c c } \hline Parameter & \hline Test Conditions (Note 5) & V_{CC}(V) (Note 6) & V_{L}(V) (Note 7) & \hline Min & (Note 8) \\ \hline W V_{CC} Rise Time & C_{IOVCC} = 15  pF & 0.9 - 4.5 & 0.9 - 4.5 & - & - & - & - & - & - & - & - & - & $	$ \begin{array}{                                    $

Normal test conditions are V<sub>I</sub> = 0 V, C<sub>IOVCC</sub> ≤ 15 pF and C<sub>IOVL</sub> ≤ 15 pF, unless otherwise specified.
 V<sub>CC</sub> is the supply voltage associated with the I/O V<sub>CC</sub> port, and V<sub>CC</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.
 V<sub>L</sub> is the supply voltage associated with the I/O V<sub>L</sub> port, and V<sub>L</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.
 Typical values are for V<sub>CC</sub> = +2.8 V, V<sub>L</sub> = +1.8 V and T<sub>A</sub> = +25°C. All units are production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.
 Ourserverse the values are to values.

9. Guaranteed by design.

## **TIMING CHARACTERISTICS (continued)**

						-5	5°C to +125	o°C	
Symbol	Parameter		Test Conditions (Note 10)	V <sub>CC</sub> (V) (Note 11)	<b>V<sub>L</sub> (V)</b> (Note 12)	Min	Typ (Note 13)	Max	Unit
t <sub>EN-VCC</sub>	I/O_V <sub>CC</sub> Output Enable Time	t <sub>PZH</sub>	$C_{IOVCC} = 15 \text{ pF},$ I/O_V <sub>L</sub> = V <sub>L</sub>	0.9 – 4.5	0.9 – 4.5	-	-	160	nS
		t <sub>PZL</sub>	C <sub>IOVCC</sub> = 15 pF, I/O_V <sub>L</sub> = 0 V	0.9 – 4.5	0.9 – 4.5	-	-	130	
t <sub>EN-VL</sub>	I/O_V <sub>L</sub> Output Enable Time	t <sub>PZH</sub>	$C_{IOVL} = 15 \text{ pF},$ I/O_V <sub>CC</sub> = V <sub>CC</sub>	0.9 – 4.5	0.9 – 4.5	-	-	160	nS
		t <sub>PZL</sub>	C <sub>IOVL</sub> = 15 pF, I/O_V <sub>CC</sub> = 0 V	0.9-4.5	0.9 – 4.5	-	-	130	
t <sub>DIS-VCC</sub>	I/O_V <sub>CC</sub> Output Disable Time	t <sub>PHZ</sub>	$C_{IOVCC} = 15 \text{ pF},$ I/O_V <sub>L</sub> = V <sub>L</sub>	0.9 – 4.5	0.9 – 4.5	-	-	210	nS
		t <sub>PLZ</sub>	C <sub>IOVCC</sub> = 15 pF, I/O_V <sub>L</sub> = 0 V	0.9 – 4.5	0.9 – 4.5	-	-	175	
t <sub>DIS-VL</sub>	I/O_V <sub>L</sub> Output Disable Time	t <sub>PHZ</sub>	$C_{IOVL} = 15 \text{ pF},$ I/O_V <sub>CC</sub> = V <sub>CC</sub>	0.9 – 4.5	0.9 – 4.5	-	-	210	nS
		t <sub>PLZ</sub>	C <sub>IOVL</sub> = 15 pF, I/O_V <sub>CC</sub> = 0 V	0.9 – 4.5	0.9 – 4.5	-	-	175	
MDR	Maximum Data Rate		C <sub>IO</sub> = 15 pF	0.9 - 4.5	0.9-4.5	50	-	-	mbps
				1.8 – 4.5	1.8-4.5	140	-	I	
		·	C <sub>IO</sub> = 30 pF	0.9-4.5	0.9-4.5	40	-	-	
				1.8 – 4.5	1.8-4.5	120	-	-	
		-	C <sub>IO</sub> = 50 pF	1.0-4.5	1.0 - 4.5	30	-	-	
				1.8 - 4.5	1.8 – 4.5	100	-	I	
			C <sub>IO</sub> = 100 pF	1.2 - 4.5	1.2 – 4.5	20	-	-	
L				1.8 – 4.5	1.8 – 4.5	60	-	-	

10. Normal test conditions are V<sub>I</sub> = 0 V, C<sub>IOVCC</sub> ≤ 15 pF and C<sub>IOVL</sub> ≤ 15 pF, unless otherwise specified.
11. V<sub>CC</sub> is the supply voltage associated with the I/O V<sub>CC</sub> port, and V<sub>CC</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.
12. V<sub>L</sub> is the supply voltage associated with the I/O V<sub>L</sub> port, and V<sub>L</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.
13. Typical values are for V<sub>CC</sub> = +2.8 V, V<sub>L</sub> = +1.8 V and T<sub>A</sub> = +25°C. All units are production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.


Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V) (Note 14)	<b>V<sub>L</sub> (V)</b> (Note 15)	Typ (Note 16)	Unit
$C_{PD_VL}$	$V_L = Input port,$	$C_{Load} = 0, f = 1 MHz,$ EN = V <sub>L</sub> (outputs enabled)	0.9	4.5	39	pF
	$V_{CC} = Output Port$		1.5	1.8	20	
			1.8	1.5	17	
			1.8	1.8	14	
			1.8	2.8	13	
			2.5	2.5	14	
			2.8	1.8	13	
			4.5	0.9	19	
	$V_{CC}$ = Input port, V <sub>L</sub> = Output Port	$C_{\text{Load}} = 0, f = 1 \text{ MHz},$	0.9	4.5	37	pF
	v <sub>L</sub> = Output Port	$EN = V_L$ (outputs enabled)	1.5	1.8	30	
			1.8	1.5	29	
			1.8	1.8	29	
			1.8	2.8	29	-
			2.5	2.5	30	
			2.8	1.8	29	
			4.5	0.9	19	
C <sub>PD_VCC</sub>	$V_{L} = Input port,$	ut port, $C_{\text{Load}} = 0, f = 1 \text{ MHz},$	0.9	4.5	29	pF
	$V_{CC} = Output Port$	$EN = V_L$ (outputs enabled)	1.5	1.8	29	
			1.8	1.5	29	
			1.8	1.8	29	
			1.8	2.8	29	_
			2.5	2.5	30	
			2.8	1.8	29	
			4.5	0.9	35	
	$V_{CC} = Input port,$	$C_{\text{Load}} = 0, f = 1 \text{ MHz},$	0.9	4.5	21	pF
	$V_L = Output Port$	$EN = V_L$ (outputs enabled)	1.5	1.8	18	
			1.8	1.5	18	
			1.8	1.8	14	
			1.8	2.8	13	
			2.5	2.5	14	
			2.8	1.8	13	
			4.5	0.9	30	

14.  $V_{CC}$  is the supply voltage associated with the I/O V<sub>CC</sub> port, and V<sub>CC</sub> ranges from +0.9 V to 4.5 V under normal operating conditions. 15.  $V_L$  is the supply voltage associated with the I/O V<sub>L</sub> port, and V<sub>L</sub> ranges from +0.9 V to 4.5 V under normal operating conditions. 16. Typical values are at  $T_A = +25^{\circ}C$ . 17.  $C_{PD \ VL}$  and  $C_{PD \ VCC}$  are defined as the value of the IC's equivalent capacitance from which the operating current can be calculated for the  $V_L$  and  $V_{CC}$  power supplies, respectively.  $I_{CC} = I_{CC}$  (dynamic) +  $I_{CC}$  (static)  $\approx I_{CC}$ (operating)  $\approx C_{PD} \times V_{CC} \times f_{IN} \times N_{SW}$  where  $I_{CC} = I_{CC} \ VCC} + I_{CC \ VL}$  and  $N_{SW}$  = total number of outputs switching.

STATIC POWER C	CONSUMPTION	(T <sub>A</sub> = +25°C)
----------------	-------------	--------------------------


Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V) (Note 18)	<b>V<sub>L</sub> (V)</b> (Note 19)	Typ (Note 20)	Unit
$C_{PD_VL}$	$V_L = Input port,$	$C_{\text{Load}} = 0, f = 1 \text{ MHz},$	0.9	4.5	0.01	pF
	$V_{CC} = Output Port$	EN = GND (outputs disabled)	1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0.01	
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	
	$V_{CC} = $ Input port,	$C_{\text{Load}} = 0, f = 1 \text{ MHz},$	0.9	4.5	0.01	pF
	$V_L = Output Port$	EN = GND (outputs disabled)	1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0.01	-
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	
C <sub>PD_VCC</sub>	$V_{L} = Input port,$	$C_{\text{Load}} = 0, f = 1 \text{ MHz},$	0.9	4.5	0.01	pF
	$V_{CC} = Output Port$	EN = GND (outputs disabled)	1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0.01	
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	
	V <sub>CC</sub> = Input port,	$C_{Load} = 0, f = 1 MHz,$	0.9	4.5	0.01	pF
	V <sub>L</sub> = Output Port	EN = GND (outputs disabled)	1.5	1.8	0.01	
			1.8	1.5	0.01	-
			1.8	1.8	0.01	
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	1
			4.5	0.9	0.01	

18. V<sub>CC</sub> is the supply voltage associated with the I/O V<sub>CC</sub> port, and V<sub>CC</sub> ranges from +0.9 V to 4.5 V under normal operating conditions. 19. V<sub>L</sub> is the supply voltage associated with the I/O V<sub>L</sub> port, and V<sub>L</sub> ranges from +0.9 V to 4.5 V under normal operating conditions. 20. Typical values are at T<sub>A</sub> = +25°C



## Figure 7. Driving I/O $V_L$ Test Circuit and Timing






Test	Switch
t <sub>PZH</sub> , t <sub>PHZ</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	$2 \times V_{CC}$

 $\begin{array}{l} C_L = 15 \ p\text{F or equivalent (Includes jig and probe capacitance)} \\ R_L = R_1 = 50 \ k\Omega \ \text{or equivalent} \\ R_T = Z_{OUT} \ \text{of pulse generator (typically 50 } \Omega) \end{array}$ 







## IMPORTANT APPLICATIONS INFORMATION

### Level Translator Architecture

The NLSX5011 auto-sense translator provides bi-directional logic voltage level shifting to transfer data in multiple supply voltage systems. These level translators have two supply voltages,  $V_L$  and  $V_{CC}$ , which set the logic levels on the input and output sides of the translator. When used to transfer data from the I/O  $V_L$  to the I/O  $V_{CC}$  ports, input signals referenced to the  $V_L$  supply are translated to output signals with a logic level matched to  $V_{CC}$ . In a similar manner, the I/O  $V_{CC}$  to I/O  $V_L$  translation shifts input signals with a logic level compatible to  $V_{CC}$  to an output signal matched to  $V_L$ .

The NLSX5011 translator consists of bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. One-shot circuits are used to detect the rising or falling input signals. In addition, the one-shots decrease the rise and fall times of the output signal for high-to-low and low-to-high transitions.

### **Input Driver Requirements**

Auto-sense translators such as the NLSX5011 have a wide bandwidth, but a relatively small DC output current rating. The high bandwidth of the bi-directional I/O circuit is used to quickly transform from an input to an output driver and vice versa. The I/O ports have a modest DC current output specification so that the output driver can be over driven when data is sent in the opposite direction. For proper operation, the input driver to the auto-sense translator should be capable of driving 2 mA of peak output current. The bi-directional configuration of the translator results in both input stages being active for a very short time period. Although the peak current from the input signal circuit is relatively large, the average current is small and consistent with a standard CMOS input stage.

## Enable Input (EN)

The NLSX5011 translator has an Enable pin (EN) that provides tri–state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of the device and drives the I/O  $V_{CC}$  and I/O

 $V_L$  pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the  $V_L$  supply and has Over–Voltage Tolerant (OVT) protection.

### Uni-Directional versus Bi-Directional Translation

The NLSX5011 translator can function as a non-inverting uni-directional translator. One advantage of using the translator as a uni-directional device is that each I/O pin can be configured as either an input or output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni-directional I/O lines to send data to and from a device. The flexible I/O port of the auto sense translator simplifies the trace connections on the PCB.

### **Power Supply Guidelines**


The values of the V<sub>L</sub> and V<sub>CC</sub> supplies can be set to anywhere between 0.9 and 4.5 V. Design flexibility is maximized because V<sub>L</sub> may be either greater than or less than the V<sub>CC</sub> supply. In contrast, the majority of the competitive auto sense translators has a restriction that the value of the V<sub>L</sub> supply must be equal to less than (V<sub>CC</sub> – 0.4) V.

The sequencing of the power supplies will not damage the device during power–up operation. In addition, the I/O  $V_{CC}$  and I/O  $V_L$  pins are in the high impedance state if either supply voltage is equal to 0 V. For optimal performance, 0.01 to 0.1  $\mu$ F decoupling capacitors should be used on the  $V_L$  and  $V_{CC}$  power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces.

The NLSX5011 translators have a power down feature that provides design flexibility. The output ports are disabled when either power supply is off ( $V_L$  or  $V_{CC} = 0$  V). This feature causes all of the I/O pins to be in the power saving high impedance state.


## PACKAGE DIMENSIONS

#### UDFN6 1.2 x 1.0, 0.4P CASE 517AA ISSUE C




http://onsemi.com 11


## PACKAGE DIMENSIONS



## PACKAGE DIMENSIONS

ULLGA6 1.2 x 1.0, 0.4P CASE 613AE **ISSUE A** 






NOTES:

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP. 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIMETERS	
DIM	MIN	MAX
Α		0.40
A1	0.00	0.05
b	0.15	0.25
D	1.20 BSC	
Е	1.00 BSC	
е	0.40 BSC	
L	0.25	0.35
L1	0.35	0.45


### **MOUNTING FOOTPRINT** SOLDERMASK DEFINED\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

ULLGA6 1.45 x 1.0, 0.5P CASE 613AF ISSUE A




NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: MILLIMETERS.
- CONTROLLING DIMENSION: MILLIMETERS.
   DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND
- a. Movie is microsofted between our band out on the FROM THE TERMINAL TIP.
   a. MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIMETERS		
DIM	MIN	MAX	
Α		0.40	
A1	0.00	0.05	
b	0.15	0.25	
D	1.45 BSC		
E	1.00 BSC		
е	0.50 BSC		
L	0.25	0.35	
L1	0.30	0.40	

#### MOUNTING FOOTPRINT SOLDERMASK DEFINED\*



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**ON Semiconductor** and **ON** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of theres. SCILLC products for any such unintended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative