# **Power MOSFET**

# 20 V, 890 mA, Single N-Channel with **ESD Protection, SOT-723**

#### **Features**

- N-Channel Switch with Low R<sub>DS(on)</sub>
- 44% Smaller Footprint and 38% Thinner than SC89
- Low Threshold Levels Allowing 1.5 V R<sub>DS(on)</sub> Rating
- Operated at Low Logic Level Gate Drive
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

# **Applications**

- Load/Power Switching
- Interface Switching
- Logic Level Shift
- Battery Management for Ultra Small Portable Electronics

# **MAXIMUM RATINGS** ( $T_J = 25^{\circ}C$ unless otherwise stated)

Parameter			Symbol	nbol Value	
Drain-to-Source Voltage			$V_{DSS}$	20	V
Gate-to-Source Voltage			$V_{GS}$	± 6	V
Continuous Drain	Steady	T <sub>A</sub> = 25°C	I <sub>D</sub>	890	mA
Current (Note 1)	State	T <sub>A</sub> = 85°C		640	
	t ≤ 5 s	T <sub>A</sub> = 25°C	1	990	
Power Dissipation (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	450	mW
	t ≤ 5 s			550	
Continuous Drain	Steady T <sub>A</sub> = 25°C		I <sub>D</sub>	750	mA
Current (Note 2)	State	T <sub>A</sub> = 85°C		540	
Power Dissipation (Note 2)		T <sub>A</sub> = 25°C	P <sub>D</sub>	310	mW
Pulsed Drain Current	t <sub>p</sub> = 10 μs		I <sub>DM</sub>	1.8	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	–55 to 150	°C
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces)
- 2. Surface mounted on FR4 board using the minimum recommended pad size




# ON Semiconductor®

# http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> Max		
	0.20 Ω @ 4.5 V	890 mA		
20 V	0.26 Ω @ 2.5 V	790 mA		
20 V	0.43 Ω @ 1.8 V	700 mA		
	0.56 Ω @ 1.5 V	200 mA		

### SOT-723 (3-LEAD)





### SOT-723 CASE 631AA STYLE 5

# **MARKING DIAGRAM**



= Specific Device Code = Date Code М

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>		
NTK3134NT1G	007 7004	4000 / Tape & Reel		
NTK3134NT1H	SOT-723*			
NTK3134NT5G	0.07. 700*	0000 /T 0 D1		
NTK3134NT5H	SOT-723*	8000 / Tape & Reel		

- †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.
- \*These packages are inherently Pb-Free.

1

# THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	280	°C/W
Junction-to-Ambient - t = 5 s (Note 3)	$R_{ hetaJA}$	228	
Junction-to-Ambient - Steady State Minimum Pad (Note 4)	$R_{ hetaJA}$	400	

<sup>3.</sup> Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces)
4. Surface mounted on FR4 board using the minimum recommended pad size

# $\textbf{MOSFET ELECTRICAL CHARACTERISTICS} \ (T_J = 25^{\circ}C \ unless \ otherwise \ specified)$

Parameter	Symbol	Test Conditio	Test Condition		Тур	Max	Unit
OFF CHARACTERISTICS							•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V, I}_{D} = 250 \mu\text{A}$		20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	$I_D$ = 250 $\mu$ A, Reference to 25°C			18		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, T <sub>J</sub> = 25°C				1.0	μΑ
		V <sub>DS</sub> = 16 V	T <sub>J</sub> = 125°C			2.0	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm$	4.5 V			±0.5	μΑ
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 2$	50 μΑ	0.45		1.2	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				2.4		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 8	90 mA		0.20	0.35	Ω
		V <sub>GS</sub> = 2.5 V, I <sub>D</sub> = 7	80 mA		0.26	0.45	
		V <sub>GS</sub> = 1.8 V, I <sub>D</sub> = 7	00 mA		0.43	0.65	
		V <sub>GS</sub> = 1.5 V, I <sub>D</sub> = 200 m/s			0.56	1.2	
Forward Transconductance	9FS	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 800 mA			1.6		S
CHARGES, CAPACITANCES AND O	GATE RESISTAN	ICE					
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 16 V			79	120	pF
Output Capacitance	C <sub>OSS</sub>				13	20	
Reverse Transfer Capacitance	C <sub>RSS</sub>				9.0	15	
SWITCHING CHARACTERISTICS, V	/ <sub>GS</sub> = <b>4.5 V</b> (Note	e 6)					
Turn On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 10 V, $I_{D}$ = 500 mA, $R_{G}$ = 10 $\Omega$			6.7		ns
Rise Time	t <sub>r</sub>				4.8		
TurnOff Delay Time	t <sub>d(OFF)</sub>				17.3		]
Fall Time	t <sub>f</sub>				7.4		
DRAIN SOURCE DIODE CHARACT	ERISTICS						
Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 \text{ V}, I_{S} = 350 \text{ mA}$	T <sub>J</sub> = 25°C		0.75	1.2	V
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS}$ = 0 V, $d_{ISD}/d_t$ = 100 A/ $\mu$ s, $I_S$ = 1.0 A, $V_{DD}$ = 20 V			8.1		ns
Charge Time	t <sub>a</sub>				6.4		
Discharge Time	t <sub>b</sub>				1.7		
Reverse Recovery Charge	$Q_{RR}$				3.0		nC

<sup>5.</sup> Pulse Test: pulse width = 300  $\mu$ s, duty cycle = 2% 6. Switching characteristics are independent of operating junction temperatures

# **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

# **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation

Figure 8. Resistive Switching Time Variation vs. Gate Resistance





Figure 9. Diode Forward Voltage vs. Current

### PACKAGE DIMENSIONS

# SOT-723 CASE 631AA ISSUE D




#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.45	0.50	0.55		
b	0.15	0.21	0.27		
b1	0.25	0.31	0.37		
С	0.07	0.12	0.17		
D	1.15	1.20	1.25		
E	0.75	0.80	0.85		
е	0.40 BSC				
ΗE	1.15	1.20	1.25		
L	0.29 REF				
L2	0.15	0.20	0.25		

STYLE 5: PIN 1. GATE 2. SOURCE 3. DRAIN

# RECOMMENDED **SOLDERING FOOTPRINT\***



**DIMENSIONS: MILLIMETERS** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for sustrain its patent rights nor the rights of the science of the surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and resanchable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative